

## Motivation

Allow sophisticated, efficient SoC design with small teams

- Heterogeneous systems → multiple accelerators
- Efficiency → support for fine-grained  $V_{dd}$  domains
- Automated, all-digital  $V_{dd}$ , clock regulation


## Proposed Solution: SoC domain compiler

- Input; non- $V_{dd}$  regulated, non-clk regulated design
- Output: Physical design of all-digital  $V_{dd}$ , clk regulated design
- Automated, all-digital design flow for rapid design

## Challenges

- Fine-grained  $V_{dd}$  domains → Increased  $V_{dd}$  margins
- Supply noise, Temp. variation

## Traditional $V_{dd}$ , clk regulation




- Drop-outs/Transient of analog LDO
- More than a  $V_{TH}$ -headroom voltage needed
- Long-term design for rapid-transient response

## → Computational Dig. LDO


## Aggressive Vdd margin recovery: UniCaP

### Unified Clock and Power (UniCaP)





- Aggressive margin ↓
- fclk locks to  $f_{target} = N \cdot f_{ref}$
- All-digital construction → Design automation

## Domain synthesis flow




## Silicon validation

### Buck converter with UniCaP



### Computational DLDO



## Future Work, References, and Acknowledgments

- Build baselines for power and clock analysis
- Automate LDO spec. and macro generation