


STUDENTS: XUN SUN


## Motivation

- Independent voltage and clock regulation → margin for worst-case supply noise & PVT conditions.
- Dissipative margins are becoming increasingly important with IVR system and lower  $V_{dd}$ .
- Maintain high conversion efficiency across wide  $I_{load}$  range




## Proposed Approach


- UniCaP** architecture
  - $V_{dd}$ -powered Tunable Replica Oscillator (TRO)
  - Use  $V_{dd}$  control of TRO to safely maintain PLL lock
  - Complete clock cycle recovery



- Zero-Voltage Switching (ZVS)**
- Autonomous CCM/DCM transition**




## Circuit Architecture




- Manage autonomous CCM/DCM transition by a Finite State Machine (FSM)
- Solve the combined PLL-buck system stability issue by employing composite control strategy


### CCM/DCM FSM



### Composite Control Design




### Die Photo




## Measurement Results

### Load Transient Response



### Supply Droop and Temp. Margin Reduction



### On-the-fly DVFS

