Ultra-high speed digital logical families based on output prediction logic; high-speed division; input and output pad design; state-of the-art latch and flip-flop design; clock distribution, including PLLs and DLLs; noise considerations in high-speed digital IC design.
